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ABSTRACT 
 
 
This thesis reports pyroelectric emission from high frequency epitaxial 60 nm thick 
PbZr20Ti80O3 (PZT) film emitters coupled on silicon heater. The silicon heater is designed for 
generating joule heating on heater regions using low dosage ion implantation, while bridging 
electric connection on leg areas from high doped silicon. Sharp nano-meter scale tip arrays are 
fabricated to concentrate electrons on surface asperity and reduce external electric field for 
electron emission. 250nm thick platinum metal line on the device is connected to electric supply 
to apply heating voltage on the device. The measurements using Raman spectroscopy and 
oscilloscope shows that the fabricated device heats up 120 °C from room temperature in 10ms, 
whose average heating rate is 8850 °C/s. With high heating rate, pyroelectric emission occurs in 
a 6.7 V/µm external electric field. Pyroelectric heating effect is shown in a followed cooling 
period, and generates more emission current with faster heating conditions. This thesis also 
presents simulation results that 886 nm thick pyroelectric films are capable of electrons tunneling 
into vacuum without external electric field. 
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CHAPTER 1 
INTRODUCTION 
 
 
 Electron beams have attracted the attention of numerous scientists and engineers with 
their critical usages in many electronic devices including electron microscopes [1, 2], medical 
imaging tools [3, 4], electron lasers [5], and electron displays [6, 7]. Field emission from cold 
cathodes has been widely used since electrons can be compactly emitted from the materials with 
high electric field [8-10]. Various kinds of materials have been researched in order to reduce 
external electric field [11-17], and ferroelectric materials have been reported as an improved 
emitter surface [13, 17]. However, electron field emission still requires high turn-on voltage, 
which prevents emission devices with low-power supplies and portable.  
 Pyroelectricity is defined as certain materials generating a temporary voltage when they 
are heated or cooled [18]. The change in temperature modifies the positions of the atoms slightly, 
and generates the change in polarization of the materials. Pyroelectric emission is similar to field 
emission with respect to using electron tunneling effect, but pyroelectric emission takes 
advantage of the change in polarization to allow electrons tunnel into vacuum. Emission using 
pyroelectricity has been researched in recent days, and introduced as a promised emitter since 
pyroelectric emission can reduce external electric fields for electron emission [18-23]. However, 
decoupled heater from pyroelectric emitter limits heat transfer rate, high heating and cooling rate, 
and high heating frequency. To make the most use of pyroelectric emission effect, MEMS 
devices with integrated heaters are required, and the emitter films needs to be coupled on the 
heaters. 
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 Electron emission can be enhanced by surface geometries [8, 24-26]. Rough surfaces 
reduce external anode voltage for electron emission by concentrating electrons on surface 
asperity. Much research has been published on geometric effects with nanotubes [14, 16], 
nanowires [27], and nanoparticles [12]. However, these nanometer-scale surfaces feature non-
uniform asperities with respect to heights and radii, which are critical in controlling electron 
emission and developing enhanced device applications. Therefore, batch microfabricated MEMS 
devices with sharp nano-tips are required to maintain uniformness on surface geometry.  
 Here, crystalline PbZr20Ti80O3 thin film is coated on the silicon tip arrays. Circuit 
integration is performed with the deposition of platinum, so emission and heating can be 
demonstrated on coupled devices. This thesis begins with designing emitters with heater 
performance simulation in Chapter 2. Batch microfabrication process of emitter is introduced in 
Chapter 3, and fabricated device performance is reported on Chapter 4. Pyroelectric emission 
measurement and their conclusion are demonstrated in Chapter 5. 
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Chapter 2 
EMITTER DESIGN 
  
The design for silicon heater for pyroelectric emission is based on the suspended silicon 
beams. Figure 2.1 shows the proposed emitter design. The silicon suspended beam regions are 
doped with low concentration of phosphorus while the leg areas are highly doped with 
phosphorus. High dose phosphorous silicon has much lower electric resistance than low dose one. 
Therefore, by applying different doping concentration on two regions, the legs function as 
passing current while the silicon suspended beams release heat which is joule heating. Thin 
heater region enhances heating and cooling speeds so that enables yielding a large amount of 
pyroelectric emission. 
 
 
Figure 2.1 Design of the silicon heater for pyroelectric emission. a) Schematic of the top and 
side view of the heater. b) Three dimensional view of the heater. Heater and leg regions are 
divided by different doping concentration. Leg areas have low electric resistance with highly 
doped with phosphorus while a heater region has high electric resistance with low doped with 
phosphorus. 
(a) (b) 
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Heating rate of designed device is calculated from COMSOL joule heating simulation. 
Figure 2.2 shows the parameters of designed heater and the simulation results. Heat capacity, 
thermal conductivity, and electrical conductivity of single crystal silicon are changed as the 
temperature increases [28]. Single crystal silicon is used for heater, and its sheet resistance is 500 
Ω. Therefore, in order to have 1 kΩ resistance on heater region, the ratio of width to length in a 
rectangle heater is 2, and the thickness of heater region is 1µm, which is the thickness of silicon 
dioxide (SiO2) layer of Silicon-On-Insulator (SOI) wafers. The designed heater area is less than 
10 mm
2
 because an electron detector area is 20 mm
2
. In this simulation, the sizes of heater 
regions are 4×2 mm
2
 and 3×1.5 mm
2
. Doping concentration of heater region is 2.3×10
17 
atoms/cm
3
 while that of leg region is 1.6×10
20 
atoms/cm
3
. The target temperature of the heater is 
200 
°
C in 20 
°
C ambient vacuum condition. It takes 41ms to reach 200 
°
C on 4×2 mm
2
 heater 
with 10V heating voltage while it takes 23ms, 15ms, 11ms, and 8ms on same heater with 12.5V, 
15V, 17.5V, and 20V heating voltage, respectively. Average heating rate, α, can be defined as 
increase in temperature per unit time during heating, and can be expressed as 
  
  
  
 
     
  
            ( 1 ) 
where TH = 200 
°
C is target heating temperature, TE = 20 
°
C is ambient temperature, and tH is 
time to reach TH from TE. Average heating rate of 4×2 mm
2
 heater is 22,500 
°
C/s while that of 
3×1.5 mm
2
 heater reaches 40,000 
°
C/s with 20V heating voltage. 
 Electric field should exceed 10
8 
V/m so that electrons can tunnel from the cathode surface 
into vacuum [20, 26]. With unassisted external electric field, only pyroelectric effect can 
generate electron emission. Therefore, from these simulation results, required theoretical film 
thickness of PZT for electron emission without external electric field can be calculated as 
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Figure 2.2 Thermal and electrical design parameters, and simulation results. a) Heat capacity 
and thermal conductivity of single crystal silicon. b) Electrical conductivity of doped silicon. 
High doped (1.6×10
20 
atoms/cm
3
) leg area has much higher electrical conductivity than low 
doped (2.3×10
17 
atoms/cm
3
) heater region. c) Temperature profiles with different heating 
voltages. d) The rate of change of the temperature with respect to time. e) Average heating rate 
with different heater sizes. 
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          ( 2 ) 
where ds is the pyroelectric film thickness, E = 10
8
 V/m is the minimum threshold electric field 
for unassisted pyroelectric emission, σs = 10
-8
 S/m is the pyroelectric bulk conductivity, dg = 150 
µm is the vacuum gap height, π = -250×10-6 C/m2K is the pyroelectric coefficient, and α is 
average heating rate [23]. Figure 2.3 shows required pyroelectric film thickness for unassisted 
pyroelectric emission. In 4×2mm
2
 heater, average heating rate, α, from the simulation is 
22,500 
°
C/s, so 27 µm thick pyroelectric film is required for unassisted pyroelectric emission. In 
order to enable the emission in thin pyroelectric film, which is rarely affected by heat transfer 
limitation, heating rate should be larger than 10
6
 
°
C/s.  
 
Figure 2.3 Required pyroelectric film thickness for unassisted pyroelectric emission. Designed 
heater requires a 27 µm thick pyroelectric film for the minimum threshold electric field. Much 
higher heating rate is required for submicron thick pyroelectric film. 
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However, geometrical effects can enhance the electric field. Field enhancement factor, 
which is caused by local electric field through a tip apex of surface, is expressed as [24, 25] 
     (
 
 
    )
   
        ( 3 ) 
where h = 1 µm is the tip height, and ρ = 30 nm is the tip radius [23]. The calculated field 
enhancement factor, γ is 30, so 886 nm thick pyroelectric film is required for unassisted 
pyroelectric emission. 
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Chapter 3 
FABRICATION 
  
The fabrication of pyroelectric emitter on silicon heater chip is based on a batch 
fabrication process from single crystal silicon [17]. Most of fabrication processes including 
deposition and etching of silicon and silicon dioxide are performed in the Micro-Nano-
Mechanical Systems Laboratory (MNMS) and the Micro & Nanotechnology Laboratory (MNTL) 
at the University of Illinois Urbana-Champaign. Ion implantations are out-sourced at Core 
Systems California. 
Figure 3.1 shows the fabrication process of the pyroelectric emitter coupled on the silicon 
heater. The fabrication begins with a sharp tip formation technique, first introduced by Marcus et 
al [29], on a 100mm double side polished <100> silicon-on-insulator (SOI) wafer, consists of 
5µm silicon device layer, 1µm silicon dioxide layer, and 500µm silicon handle layer. First, 
pillars are formed 2.7 µm in diameter and 2 µm tall using an inductively coupled plasma (ICP) 
deep reactive-ion etch (DRIE). An isotropic wet etch in HNA (2% hydrofluoric acid, 3% acetic 
acid, and 95% nitric acid) reduces the pillar 0.5 µm in diameter while maintaining a pillar base 
diameter of roughly 2.5 µm. Next, dry (O2) thermal oxidation in the temperature range 1050 – 
1100 °C and etching in buffered oxide etchant (hydrofluoric acid diluted by water with 10:1 ratio) 
transforms tips sharpen. The radius of the sharp silicon tip is approximately 30nm. Figure 3.2 
shows an array of microfabricated tips. The beams are formed with another ICP DRIE until the 
oxide layer is exposed. The heater regions and tips are low doped n-type (doping concentration 
2.3×10
17 
atoms/cm
3
) with phosphorus, while leg areas are high doped n+-type (doping 
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concentration 1.6×10
20 
atoms/cm
3
) with phosphorus using an ion implantation technique. In 
order to have an electrical contact, platinum (Pt) layers are deposited above thin chromium (Cr) 
adhesion layer on the beams. Thick handle silicon layer underneath of heater regions are etched 
using ICP DRIE until the thickness of silicon layers become roughly 30 µm. Silicon dioxide 
layers are etched using 49% hydrofluoric acid. Finally, 60nm thick film of PbZrxTi1-xO3 (PZT) 
layer is deposited on the silicon heater. Fabricated devices are shown in Figure 3.3 with scanning 
electron microscope (SEM) images and Figure 3.4 with high resolution microscope images. 
Details in fabrication procedures are described in Appendix. 
Figure 3.5 shows a device packaging. Fabricated silicon heater requires the packaging for 
the electrical connection between Pt metal lines of the sample and an external power supply to 
generate joule heating. Gold wire bonding is performed to bridge the chip and the package so 
that heating current can flow through the socket wire and the sample. 
 10 
 
Figure 3.1 Summary of fabrication steps of the silicon emitter a) The photomask design of the 
emitter. b) Fabrication begins with a silicon-on-insulator (SOI) wafer. First, dull tips are formed 
using ICP DRIE, and the silicon tips are sharpened using an oxidation technique. Then, another 
ICP DRIE to the oxide box layer forms beam structures. c) Leg areas are doped with high 
concentration N+ type, while heater and tip regions with low concentration N+ type using ion 
implantation technique. d) Metal electrode is deposited using sputtering technique. e) ICP DRIE 
to the backside of wafer etches Si layer underneath of the heater region. f) Pyroelectric film is 
deposited on the silicon heater. 
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Figure 3.2 SEM micrographs of a microfabricated tip arrays. a) 325,000 tip arrays are fabricated 
on a 4×2mm
2
 single crystal silicon using batch microfabrication techniques. b) Disposition of tip 
arrays. c) A single tip has 30nm in radius and 1µm in height.   
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Figure 3.3 SEM images of overall fabricated devices. Heater regions are a) 4×2 mm
2
 b) 3×1.5 
mm
2
 c) 2×1 mm
2
 without tips, and d) 4×2 mm
2
 e) 3×1.5 mm
2
 f) 2×1 mm
2
 with tips. 
 
           
Figure 3.4 High resolution microscope images of overall fabricated devices. Heater regions are a) 
4×2 mm
2
 b) 3×1.5 mm
2
 c) 2×1 mm
2
 without tips, and d) 4×2 mm
2
 e) 3×1.5 mm
2
 f) 2×1 mm
2
 
with tips. 
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Figure 3.5 Device Packaging. a) Overall chip in the package. b) Pt metal lines of the devices are 
connected to a package through gold wire bonding for electrical connection. 
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Chapter 4 
DEVICE CHARACTERIZATION 
  
The thermal and electrical characterization of fabricated device is explained in details in 
this chapter. The silicon heater has different electrical conductivity as temperature is changed. 
This temperature dependent characterization is shown in Figure 4.1. 
 
                             
Figure 4.1 Electrical characterization of the silicon heater. Current and electric resistance with 
respect to a) Applied voltage b) Power output 
 15 
Increase in electric resistance affects device IV characterization, whose curve becomes non-
linear. Electrical values are calculated with respect to power output dissipated through the device. 
Electrical resistances of the silicon heater range from 1.3kΩ to 2.2kΩ at 0W to 7W power. 
 Raman spectroscopy is widely used not only to analyze chemical composition but also to 
measure the local temperature and stress of materials [30]. Doped silicon has intrinsic 
temperature dependent molecular vibrations, so reflected laser frequency of silicon indicates 
certain temperature of structures [28]. By applying different input voltages, local temperatures 
are converged on certain temperatures, and these temperatures are measured through the Raman 
spectroscopy measurement technique. Figure 4.2 shows a thermal characterization result of 
silicon heater. Local temperature of the device is heated up to 350°C when 130V is applied on 
the heater region.  
        
Figure 4.2 Thermal characterization of the silicon heater. Heater region temperature is measured 
by electrical excitation. Raman spectroscope provides local temperature measurement.  
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 Figure 4.3 shows that the local temperature and electrical resistances are matched by 
same external device power. The relationship between temperature and electric resistance of the 
silicon heater can be derived as 
                               ( 4 ) 
where R is electrical resistance of the silicon heater, and T is the local temperature of the heater 
region. Eq. (4) is derived by linear interpolation of the temperature and electrical resistance value.
           
Figure 4.3 Combination of electrical and thermal characterization. The relationship between 
temperature and electric resistance can be derived. 
 
 Figure 4.4 shows the electrical circuit to measure the heating rate. 100V of purse heating 
voltage is applied through the circuit – heats up for 10ms, and 40ms cooling period is followed. 
Applied voltage is measured through sense resistor, and the temperature of the heater region is 
calculated from Eq. (4). The average heating rate of the silicon heater is 8850 
°
C/s, when 75V of 
heating voltage is applied on the device. 
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Figure 4.4 Measure the heating rate of the silicon heater. a) Experiment setup for measuring the 
device resistance and total heating voltage. b) The result of the experiment. Average heating rate 
is 8850 
°
C/s. 
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Chapter 5 
PYROELECTRIC EMISSION EXPERIMENT AND CONCLUSION 
  
5.1 Experimental Setup 
 Figure 5.1 shows the experimental setup for measuring electron emission current from 
the device. The experiment setup is designed for measuring emission current when the sample is 
under cooling period, and consists of three parts – an anode part, a heating part, and an emission 
measurement part. Anode is connected to high voltage power supply for external electric field on 
device. Emission current is converted into voltage using current amplifier, and oscilloscope reads 
this amplified voltage. 1GΩ electrical resistor is mounted between the device and the current 
amplifier to protect experimental equipment. Due to high electric resistance on the emission 
measurement circuit, emission current can flow through electrical ground of the heating circuit or 
other equipment whose internal impedances are much lower than that of emission measurement 
circuit. Therefore, a diode is mounted between a voltage amplifier and the device so that 
emission flow cannot flow through a voltage amplifier and a function generator. Furthermore, N-
type enhancement mode metal–oxide–semiconductor field-effect transistor (MOSFET) is 
mounted on heating circuit. This MOSFET switch is ON when heating voltage is applied, and 
OFF during cooling. Therefore, all of emission signal during cooling is collected through the 
emission measurement circuit, so pyroelectric effect is measured during this period. The sample 
is separated from the anode using Kapton tape of 150µm thick to make vacuum gap between the 
anode and the chip. 
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Figure 5.1 Pyroelectric emission experiment setup. During cooling, emission current pass 
through emission measurement circuit by control of MOSFET switch.  
 
5.2 Experiment Result 
 First, field emission experiment is performed on this sample for characterization. Field 
emission experiment method is described in detail by Fletcher et al. [17]. To summarize briefly, 
field emission is characterized by varying the background electric field. Here, electric field is 
increased by 0.67 V/µm in every 30 seconds. The pressure in the vacuum chamber is between 
1.0×10
-7 
torr and 3.0×10
-7 
torr, which is a maximum vacuum pressure to generate field emission. 
Figure 5.2 shows the field emission results. Emission turn-on voltage is 900V.  
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Figure 5.2 Field emission experiment for characterization. a) Change in emission current while 
bias voltage is increased by 0.67 V/µm in every 30 seconds. b) Fowler-Nordheim plot. Emission 
turn-on voltage is 900V when negative slope begins. 
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 In the pyroelectric emission experiment, the background electric field applied on the 
device is 6.7 V/µm, which is slightly above turn-on electric field. Figure 5.3 shows the 
pyroelectric effect during cooling. 75V of heating voltage is applied on the device, and 90ms of 
cooling period is followed after 10ms of heating period. The emission current during cooling 
period slightly increases, while temperature decreases from 120°C to 35°C in 90ms. 
 
 
Figure 5.3 Pyroelectric emission experiment results. 75V of heating voltage is applied on the 
device under 6.7V/µm background electric field. Heating voltage pulse period is a) 10ms heating 
and 90ms cooling. b) 10ms heating and 190ms cooling.  
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Furthermore, with 190ms cooling time and other same conditions above, emission current shows 
an increasing trend, and becomes constant. This implies that electric dipole polarization change 
in PZT film does not generate immediate pyroelectric emission effect. Moreover, electron 
mobility from cathode to anode can be slower than change in PZT polarization. 
 Pyroelectric heating effect can be shown by varying heating voltage. Here, 25V, 50V, 
and 75V of heating voltages are applied under 6.7V/µm background electric field, and the result 
is shown in Figure 5.4. The higher heating voltages generate higher pyroelectric emission 
currents. This result implies that pyroelectric heating effect is applied with fast heating rate, but 
pyroelectric cooling effect is negligible with slow cooling rate. Moreover, rapid change in the 
positions of the atoms, which is generated by large temperature variation, stimulates more 
electrons to tunnel into vacuum. 
 
5.3 Summary 
 In summary, PZT emitter with internal silicon heater is designed and fabricated for rapid 
heating and cooling. The silicon heater is capable of heating up 120 °C in 10ms whose average 
heating rate is 8850 °C/s. The emission experiment is performed to demonstrate pyroelectric 
emission during cooling period. Electric dipole polarization from pyroelectric heating continues 
in effect after heating period is completed, so pyroelectric current shows an increasing trend, and 
becomes constant. Pyroelectric heating effect also generates more emission current with high 
heating rate. In contrast with joule heating, natural convective cooling rate is low, so pyroelectric 
cooling does not generate an immediate effect. 
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Figure 5.4 Pyroelectric emission under 25V, 50V, and 75V heating voltage. Heating voltage 
pulse period is 10ms heating and 190ms cooling. Due to pyroelectric heating effect, more 
emission current is generated when PZT film heats up rapidly. 
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APPENDIX 
EMITTER FABRICATION PROCESS 
 
Wafer specifications:   SOI Wafer <100>, Diameter: 100 mm 
Device layer thickness:  5 ± 0.5μm,  Resistivity: 1-10 Ohm*cm, Doping: N/Ph 
Box layer thickness:   1 μm 
Handle thickness:   500 μm,  Resistivity: 1-10 Ohm*cm, Doping: N/Ph 
 
1. Tip Formation 
1.1 Spin Photoresist  
a. Equipment: Spinner  
b. Dehydration bake: 120 °C, 5 min  
c. Spin NR71-1500P: 5000 rpm, 40 sec (acceleration 1000 rpm/sec) 
d. Soft bake: 150 °C, 105 sec with Al ring 
e. Thickness: ~1.5 μm 
1.2 Photolithography of Mask #1 (2.7 um tip structures) 
a. Equipment: EV420 (MNMS) 
b. Exposure: 35 sec, hard contact (6 μm separation, this step needs to be overexposed, 
reduce exposure time using dummy wafer)  
c. Post-exposure bake: 100 °C, 1 min without Al ring 
d. Development: RD-6, 13 sec (if not fully developed, dip for 1 extra sec each time) 
e. Rinse: DI water and dry with nitrogen gun 
1.3 Hard Bake 
a. Equipment: Hot plate  
b. Recipe: 120 °C 
c. Time: 10 min with Al ring 
1.4 Topside Silicon Etch (Anisotropic) 
a. Equipment: ICP-DRIE (MNMS) 
b. Recipe: Bosch-1 
c. Estimated number of cycles: 7 to 9 
d. Etch thickness: 1.7 μm to 2.3 μm 
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1.5 Acetone Clean 
a. Equipment: Solvent bench  
b. Recipe: Acetone 
c. Time: 10 min 
d. Rinse: DI water and dry with nitrogen gun 
1.6 Piranha Clean 
a. Equipment: Acid bench  
b. Recipe: Piranha solution (H2SO4:H2O2 : 70%:30%) 
c. Temperature:  120 oC 
d. time: 10 min 
e. Rinse: DI water and dry with nitrogen gun 
1.7 Oxide Clean 
a. Equipment: Wet Bench  
b. Recipe: BOE dip 
c. Time: ~ 30 sec 
d. Surface changes from hydrophilic to hydrophobic 
1.8 Topside Silicon Etch (Isotropic) 
a. Equipment: Wet bench  
b. Recipe: HNA (2% HF, 3% CH3COOH, 95% HNO3) 
c. Time: ~2 min (estimated etch rate: ~0.45 μm/min) 
d. Use SEM to observe the etch rate, stop when the size of the pillar is around 0.5 μm 
1.9 Oxidation Sharpen 
a. Equipment: Oxidation furnace (MNMS) 
b. Recipe: 1000 °C, O2, 6 sccm flow rate (expected thickness: ~0.3 μm) 
c. Time: 15 hrs 
1.10 Oxide Etch (Isotropic) 
a. Equipment: Wet Bench  
b. Recipe: BOE dip 
c. Time: ~ 3.5 min 
d. Surface will changes from hydrophilic to hydrophobic 
1.11 Check Tip Sharpness 
a. Equipment: SEM  
b. Recipe: Measure tip curvature (if tips are blunt, go back to 1.8) 
 
2. Device Formation 
2.1 Spin Photoresist 
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a. Equipment: Spinner  
b. Dehydration bake: 120 °C, 5 min  
c. Spin NR71-1500P: 1000 rpm, 45 sec (acceleration 100 rpm/sec) 
d. Soft bake: 150°C, 1.5 min without Al ring (or 2 min with ring) 
e. Thickness: ~2.7 μm 
2.2 Photolithography of Mask #2 (Beam Structure) 
a. Equipment: EV420 (MNMS) 
b. Exposure: 24 sec, hard contact 
c. Post-exposure bake: 100 °C, 1 min without Al ring 
d. Development: RD-6, 75 sec  
e. Rinse: DI water and dry with nitrogen gun 
2.3 Hard Bake 
a. Equipment: Hot plate  
b. Recipe: 120 °C 
c. Time: 10 min with Al ring 
2.4 Topside Silicon Etch (Anisotropic) 
a. Equipment: ICP-DRIE (MNMS) 
b. Recipe: Bosch-1 
c. Estimated Number of Cycles: 12 
2.5 Acetone Clean 
a. Equipment: Solvent bench  
b. Recipe: Acetone 
c. Time: 10 min 
d. Rinse: DI water and dry with nitrogen gun 
2.6 Piranha Clean 
a. Equipment: Acid bench  
b. Recipe: Piranha solution (H2SO4:H2O2 : 70%:30%) 
c. Temperature:  120 oC 
d. Time: 10 min 
e. Rinse: DI water and dry with nitrogen gun 
 
3. Implantation (Low Dosage Phosphorus Implantation) 
3.1 Spin Photoresist 
a. Equipment: Spinner  
b. Dehydration bake: 120°C, 5min  
c. Spin Shipley 1827: 3000 rpm, 45 sec (acceleration 300 rpm/sec) 
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d. Soft bake: 120 °C, 1.5 min without Al ring (or 2 min with ring) 
e. Thickness: ~3 μm 
3.2 Photolithography of Mask #3 (Low Dose Phosphorus Implantation) 
a. Equipment: EV420 (MNMS) 
b. Exposure: 20 sec, hard contact 
c. Development: MF319, around 55 sec  
d. Rinse: DI water and dry with nitrogen gun 
3.3 Hard Bake 
a. Equipment: Hot plate  
b. Recipe: 120 °C 
c. Time: 25 min with Al ring 
3.4 Ion Implantation of Entire Beam (Low Dose Ph Implantation) 
a. Equipment: Outside Vendor - Core Systems, CA 
b. Recipe: Phosphorus, 2.3×1013 atoms/cm2, 160 keV, tilt 7° 
3.5 Acetone Clean 
a. Equipment: Solvent bench  
b. Recipe: Acetone 
c. Time: 10 min 
d. Rinse: DI water and dry with nitrogen gun 
3.6 Piranha Clean 
a. Equipment: Acid bench  
b. Recipe: Piranha solution (H2SO4:H2O2 : 70%:30%) 
c. Temperature:  120 oC 
d. Time: 10 min 
e. Rinse: DI water and dry with nitrogen gun 
3.7 Oxide Deposition 
a. Equipment: Trion PECVD (MNTL) 
b. Recipe: Low deposition rate 
c. Thickness: 300 nm 
d. Time: 563 sec 
3.8 Diffusion 
a. Equipment: Anneal Furnace (MNMS) 
b. Recipe: 1000 °C, N2, 2.5 sccm flow rate 
c. Time: 1 hr 
3.9 Oxide Etch (Isotropic) 
a. Equipment: Wet bench 
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b. Recipe: BOE 
c. Time: ~ 3 min (until oxide is fully removed, check the edge surface change from 
hydrophilic to hydrophobic, then do 30 sec more) 
 
4. Implantation (High Dose Phosphorus Implantation) 
4.1 Oxide Mask Deposition 
a. Equipment: Trion PECVD (MNTL) 
b. Recipe: Low deposition rate – 320A/min 
c. Thickness: 700 nm 
d. Time: 1313 sec 
4.2 Spin Photoresist 
a. Equipment: Spinner  
b. Dehydration bake: 120°C, 5min  
c. Spin Shipley 1827: 3000 rpm, 45 sec (acceleration 300 rpm/sec) 
d. Soft bake: 120 °C, 1.5 min without Al ring (or 2 min with Al ring) 
e. Thickness: ~3 μm 
4.3 Photolithography of Mask #4 (High Dose Phosphorus Implantation) 
a. Equipment: EV420 (MNMS) 
b. Exposure: 19 sec, hard contact 
c. Development: MF319, around 55 sec  
d. Rinse: DI water and dry with nitrogen gun 
4.4 Hard Bake 
a. Equipment: Hot plate  
b. Recipe: 110 °C 
c. Time: 10 min with Al ring 
4.5 Topside Oxide Etch (Isotropic) 
a. Equipment: Freon RIE (MNTL) 
b. Recipe: CF4 at 70%, 35 mT, 20% power, 700 nm etch depth 
c. Time: 35 min (over etch a little bit) 
4.6 Oxide Etch (Isotropic)  
a. Equipment: Acid hood (MNMS) 
b. Recipe: BOE dip 
c. Time: 5 sec 
4.7 Acetone Clean 
a. Equipment: Solvent bench  
b. Recipe: Acetone 
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c. Time: 10 min 
d. Rinse: DI water and dry with nitrogen gun 
4.8 Piranha Clean 
a. Equipment: Acid bench  
b. Recipe: Piranha solution (H2SO4:H2O2 : 70%:30%) 
c. Temperature:  120 oC 
d. Time: 10 min 
e. Rinse: DI water and dry with nitrogen gun 
4.9 Oxide Etch (Isotropic) (Optional) 
a. Equipment: Acid hood (MNMS) 
b. Recipe: BOE dip 
c. Time: 5 sec 
4.10 Ion Implantation (High Dose Ph Implantation) 
a. Equipment: Outside Vendor - Core Systems, CA 
b. Recipe: Phosphorus, 1.6×1016 atoms/cm2, 160 keV, 45° tilt, orientation 180° 
4.11 Oxide Etch (Isotropic) 
a. Equipment: Wet bench 
b. Recipe: BOE 
c. Time: ~ 3 min  
4.12 Oxygen Plasma Clean 
a. Equipment: Axic RIE (MNMS) 
b. Recipe: ztdai_O2 
c. Time: 5 min (5 min more if necessary)  
4.13 Oxide Deposition 
a. Equipment: Trion PECVD (MNTL) 
b. Recipe: High deposition rate 
c. Thickness: 300 nm 
d. Time: 73 sec 
4.14 Diffusion 
a. Equipment: Anneal furnace (MNMS) 
b. Recipe: 1025 °C, N2, 2.5 sccm flow rate 
c. Time: 4 hrs 
 
5. Vias and Metallization 
5.1 Spin Photoresist 
a. Equipment: Spinner  
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b. Dehydration bake: 120°C, 5min  
c. Spin Shipley 1827: 3000 rpm, 45 sec (acceleration 300 rpm/sec) 
d. Soft bake: 120 °C, 1.5 min without Al ring (or 2 min with Al ring) 
e. Thickness: ~3 μm 
5.2 Photolithography of Mask #5 (Open Vias for Metal Contact) 
a. Equipment: EV420 (MNMS) 
b. Exposure: 20 sec, hard contact, 6 μm separation 
c. Development: MF319, around 55 sec  
d. Rinse: DI water and dry with nitrogen gun 
5.3 Hard Bake 
a. Equipment: Hot plate  
b. Recipe: 110 °C 
c. Time: 10 min with Al ring 
5.4 Topside Oxide Etch (Isotropic) 
a. Equipment: Freon RIE (MNTL) 
b. Recipe: CF4 at 70%, 35 mT, 20% power, 300 nm etch depth 
c. Time: 18 min (over etch a little bit) 
5.5 Oxide Etch (Isotropic) 
a. Equipment: Acid hood (MNMS) 
b. Recipe: BOE dip 
c. Time: 30 sec 
5.6 Acetone Clean 
a. Equipment: Solvent bench  
b. Recipe: Acetone 
c. Time: 10 min 
d. Rinse: DI water and dry with nitrogen gun 
5.7 Piranha Clean 
a. Equipment: Acid bench  
b. Recipe: Piranha solution (H2SO4:H2O2 : 70%:30%) 
c. Temperature:  120 oC 
d. Time: 10 min 
e. Rinse: DI water and dry with nitrogen gun 
5.8 Spin Photoresist 
a. Equipment: Spinner  
b. Dehydration bake: 120 °C, 5 min  
c. Spin NR71-1500P: 3000 rpm, 45 sec (acceleration 300 rpm/sec) 
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d. Soft bake: 150°C, 100 sec without Al ring (or 2 min with ring) 
e. Thickness: ~2.3 μm 
5.9 Photolithography of Mask #6 (Pattern Cr/Au) 
a. Equipment: EV420 (MNMS) 
b. Exposure: 30 sec, hard contact 
c. Post-exposure bake: 100 °C, 1 min without Al ring 
d. Development: RD-6, 20 sec  
e. Rinse: DI water and dry with nitrogen gun 
5.10 Oxide Etch (Isotropic) 
a. Equipment: Acid hood (MNMS) 
b. Recipe: BOE dip 
c. Time: 5 sec 
5.11 Topside Chromium/Platinum Deposition (Sputtering) 
a. Equipment: AJA Sputterer (MNMS) 
b. Recipe: 10 nm Cr, 250 nm Pt, 5 E-3 Torr, 300W, argon 
c. Time: 61 sec for Cr, 10 min for Pt 
5.12 Chromium/Platinum Liftoff 
a. Equipment: Solvent bench  
b. Recipe: Photoresist stripper 1165 
c. Time: 2 days 
d. Rinse: DI water and change DI water 5 times, then dry on a hot plate at 110 °C 
5.13 Oxygen Plasma Clean 
a. Equipment: Axic RIE (MNMS) 
b. Recipe: ztdai_O2 
c. Time: 3 min 
5.14 Check Device Resistance with Multimeter 
a. The resistance should be around 1 kOhm 
5.15 Sintering  
a. Equipment: Vacuum annealer (MNMS) 
b. Recipe: 400°C 
c. Time: 30 min 
5.16 Oxide Deposition 
a. Equipment: Trion PECVD (MNTL) 
b. Recipe: High deposition rate 
c. Thickness: 400 nm 
d. Time: 97 sec 
 32 
 
6. Cantilever Release 
6.1 Spin Photoresist on Topside 
a. Equipment: Spinner  
b. Dehydration bake: 120°C, 5min  
c. Spin Shipley 1827: 3000 rpm, 45 sec (acceleration 300 rpm/sec) 
d. Soft bake: 120 °C, 1.5 min without Al ring (or 2 min with Al ring) 
e. Thickness: ~3 μm 
6.2 Hard Bake 
a. Equipment: Hot Plate  
b. Recipe: 110 °C 
c. Time: 10 min with Al ring 
6.3 Oxide Etch (Isotropic) 
a. Equipment: Acid bench (MNMS) 
b. Recipe: BOE 
c. Time: 10 sec (until oxide on the back side is fully removed) 
6.4 Apply Thick Photoresist (PR) to Bottomside 
a. Equipment: Spinner  
b. Dehydration bake: 120°C, 5min  
c. Spin NR5-8000: 1000 rpm, 40 sec (acceleration 200 rpm/sec) 
d. Soft bake: 150 °C, 6 min without Al ring 
e. Thickness: ~17 μm 
6.5 Photolithography of Mask #7 (Backside Openings) 
a. Equipment: EV420 (MNMS) 
b. Exposure: 30 sec, hard contact or proximity mode (50 μm of separation) 
c. Post-exposure bake: 100 °C, 2 min  
d. Development: RD-6, around 70 sec  
e. Rinse: DI water and dry with nitrogen gun 
6.6 Hard Bake 
a. Equipment: Hot plate covered with Al foil  
b. Recipe: 120 °C 
c. Time: 10 min without Al ring 
6.7 Apply Thick Photoresist to Topside of Carrier Wafer 
a. Equipment: Spinner  
b. Dehydration bake: 120°C, 5min  
c. Spin NR5-8000: 1000 rpm, 40 sec (acceleration 200 rpm/sec) 
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d. Not: Cut ends off syringe tips for thick PR. 
6.8 Cleave Wafer 
a. Equipment: Work Bench 
b. Recipe: Cleave wafer into 4 quadrants 
6.9 Attach 1/4 Wafer to Carrier Wafer 
a. Equipment: By hand  
b. Recipe: Gently drop on center of carrier wafer, barely touch three corners 
6.10 Hard Bake 
a. Equipment: Hot plate  
b. Recipe: 120 °C, then 140 °C directly on hotplate  
c. Time: 10 min, then 25 min 
6.11 Backside Silicon Etch 
a. Equipment: ICP-DRIE (MNMS) 
b. Recipe: Bosch-1 
c. Estimated Number of Cycles: 800 
6.12 Soak to Separate Wafers 
a. Equipment: Wet bench  
b. Recipe: Photoresist stripper 1165 at 80 °C 
c. Time: Overnight 
6.13 Piranha Clean (optional, for dirty quadrants) 
a. Equipment: Acid Bench (MNMS) 
b. Recipe: Piranha solution (H2SO4:H2O2 : 70%:30%) 
c. Temperature: 120 °C 
d. Time: 5 sec 
e. Rinse: DI water and change DI water 5 times, then dry on a hot plate at 110 °C. 
After this step, we can’t clean the wafer with DI water gun and dry the wafer with 
N2 gun. 
6.14 Concentrated HF Dip 
a. Equipment: Wet bench 
b. Recipe: HF (49% concentration) 
c. Time: ~40 sec (BOX thickness ~ 1 μm) 
d. Rinse: DI water and change DI water 5 times, then dry on a hot plate at 110 °C  
6.15 Oxygen Plasma 
a. Equipment: Axic RIE (MNMS) 
b. Recipe: ztdai_O2, 500W 
c. Time: 15 min 
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6.16 Final Device Check 
a. Equipment: Hitachi SEM S4800 (MNTL) 
b. Recipe: Final device check 
 
7. Ferroelectric Deposition (PZT) 
7.1 Ferroelectric Deposition 
a. Equipment: Custom pulsed-lased deposition chamber (Lane Martin group) 
b. Recipe: KrF excimer laser, 248 nm wavelength, Pb1.1Zr0.2Ti0.8O3 ceramic target 
(Praxair Inc.), 600 °C, ~ 60 nm PZT, 3 Hz laser repetition rate 
c. Time: 1 hr 
7.2 Check Ferroelectric Film Quality 
a. Equipment: SEM  
b. Recipe: Check ferroelectric film quality. 
7.3 Final Device Check 
a. Equipment: Hitachi SEM S4800 (MNTL) 
b. Recipe: Final device check 
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